EETOP 创芯网论坛

找回密码

  登录   注册广东快乐十分  

搜帖子
300信元+30个幸运抽奖|电子书《4种方法帮助您高效进行元器件表征》
查看: 84|回复: 0
打印 上一主题 下一主题

[招聘] 大厂上海北京芯片验证职位招聘

[复制链接]
跳转到指定楼层
1#
发表于 2020-3-25 20:04:20 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有帐号?注册

x
大厂,上海北京,验证职位招聘
欢迎咨询 微信yy17cc


芯片验证
岗位描述
* Work with Architecture and Software teams to ensure micro-architecture and design is fully verified/validated across multiple platforms
* Contribute significantly to verification infrastructure development
* Development of System verilog/UVM based protocol/traffic generators/checkers, development of test plan based on functional requirements
岗位要求
Masters degree desired, Bachelor's degree in CS/EE is required. 5+ years of relevant experience in asic verification field.
* Should have worked on developing/implementing test plans at the chip-level for complex ASICs.
* Fluent in System Verilog and scripting languages such as Python or Perl.
* Must have intimate knowledge of UVM methodology.
* Experience in the verification of SoC and other IPs such as cpu Subsystem, Ethernet, PCIE, DDR, Serdes etc.
* Knowledgeable about assertions and functional coverage
* Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies.
* Very good communication skills and ability and desire to work in a geographically diverse team environment.
* Will be responsible for definition, development and execution of self-checking tests for complex digital ASICs
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询 |  EETOP 创芯网 ( )

GMT+8, 2020-4-9 08:44 , Processed in 0.061183 second(s), 9 queries , Gzip On, Redis On.

Powered by X3.4

© 2001-2017

快速回复 返回顶部 返回列表
上海快3 北京赛车怎么玩 吉林快3 王者彩票开户 河南快3 荣鼎彩 福建快3 江苏快3 快赢彩票 福建快3